

Stupid PCIe Tricks


featuring

NSA Playset: PCIe

DEFCON 22

Joe FitzPatrick

Miles Crabill



This document is a preliminary revision.

**For the latest version, as well as
information about tools released, visit
<http://securinghardware.com/nsa-playset>**

whoami

- Electrical Engineering education with focus on CS and Infosec
- 8 years doing security research, speed debug, and tool development for CPUs
- Hardware Pen Testing of CPUs
- Security training for functional validators worldwide



Joe FitzPatrick
@securelyfitz
joefitz@securinghardware.com

whoami

- Computer Science student at Lewis & Clark College
- Almost 3 years of experience in security research
- Little to no prior hardware hacking experience

Miles Crabill
@miles_crabill
miles@miles_crabill.com

What is PCIe?

PCIe is PCI!

```
user@ubuntu: ~$  
user@ubuntu: ~$  
user@ubuntu: ~$ lspci -bnn  
00:00.0 Host bridge [0600]: Intel Corporation 82P965/G965 Memory Controller Hub [8086:29a0] (rev 02)  
00:01.0 PCI bridge [0604]: Intel Corporation 82G35 Express PCI Express Root Port [8086:2981] (rev 02)  
00:03.0 Unassigned class [ff00]: Device [1ab8:4000]  
00:05.0 Ethernet controller [0200]: Intel Corporation 82545EM Gigabit Ethernet Controller (Copper) [8086:100f]  
00:0a.0 PCI bridge [0604]: Digital Equipment Corporation DECchip 21150 [1011:0022]  
00:0e.0 RAM memory [0500]: Red Hat, Inc Virtio memory balloon [1af4:1002]  
00:1d.0 USB controller [0c03]: Intel Corporation 82801FB/FBM/FR/FRW (ICH8 Family) USB UHCI #1 [8086:2658] (rev 02)  
00:1d.6 USB controller [0c03]: NEC Corporation uPD720200 USB 3.0 Host Controller [1033:0194] (rev 03)  
00:1d.7 USB controller [0c03]: Intel Corporation 82801FB/FBM/FR/FRW (ICH8 Family) USB2 EHCI Controller [8086:265c] (rev 02)  
00:1e.0 PCI bridge [0604]: Intel Corporation 82801 PCI Bridge [8086:244e] (rev f2)  
00:1f.0 ISA bridge [0601]: Intel Corporation 82801HB/HR (ICH8/R) LPC Interface Controller [8086:2810] (rev 02)  
00:1f.1 IDE interface [0101]: Intel Corporation 82801BA IDE U100 Controller [8086:244b] (rev 05)  
00:1f.2 SATA controller [0106]: Intel Corporation 82801HR/HO/HH (ICH8R/D0/DH) 6 port SATA Controller [AHCI mode] [8086:2821] (rev 02)  
00:1f.4 Multimedia audio controller [0401]: Intel Corporation 82801BA/BAM AC'97 Audio Controller [8086:2445] (rev 02)  
01:00.0 VGA compatible controller [0300]: Device [1ab8:4005]  
user@ubuntu: ~$
```

PCIe is NOT PCI!




Foto tomada por Jorge González <http://es.wikipedia.org>




Photo by snikerdo <http://en.wikipedia.org>

Links and Lanes




Diagram: PCIe 2.1 specification

Hierarchy




Diagram: PCIe 2.1 specification

Switching and Routing




Diagram: PCIe 2.1 specification

Layers




Diagram: PCIe 2.1 specification

Accessing PCIe Space





Diagram: <http://blog.codinghorror.com/dude-wheres-my-4-gigabytes-of-ram/>

1.1 PCI/PCI Express Configuration Space Memory Map



- 4K/func/dev, 256MB per bus
- Flat memory mapped access
- Firmware indicates memory base
- First 256 bytes PCI compatible
- Do not assume CF8/CFC available for extended space access

Diagram: PCI/PCI Express Configuration Space Access, Advanced Micro Devices, Inc. May 2008

Configuration Space

Byte Offset	31	0
00h	Device ID	Vendor ID
04h	Status	Command
08h	Class Code	Revision ID
0Ch	BIST	Header Type
10h	Master Latency Timer	Cache Line Size
14h	Base Address Registers	
18h	Cardbus CIS Pointer	
1Ch	Subsystem ID	Subsystem Vendor ID
20h	Expansion ROM Base Address	
24h	Reserved	
28h	Capabilities Pointer	
2Ch	Reserved	
30h		
34h		
38h		
3Ch	Max_Lat	Min_Gnt
	Interrupt Pin	Interrupt Line

Diagram: PCIe 2.1 specification

Configuration Space

Byte Offset	31	0
00h	Device ID	Vendor ID
04h	Status	Command
08h	Class Code	Revision ID
0Ch	BIST	Header Type
10h	Master Latency Timer	Cache Line Size
14h		
18h		
1Ch		
20h		
24h		
28h		
2Ch		
30h		
34h		
38h		
3Ch		

user@ubuntu:~\$ lspci -d 8086:244e -xnn

00:1e.0 PCI bridge [0604]: Intel Corporation 82801 PCI Bridge [8086:244e] (rev f2)
00: 86 80 4e 24 07 01 10 00 f2 00 04 06 00 00 01 00
10: 00 00 00 00 00 00 00 00 00 03 03 20 c0 d0 80 22
20: 20 ef 10 f0 01 e1 f1 e1 00 00 00 00 00 00 00 00
30: 00 00 00 00 50 00 00 00 00 00 00 00 00 00 03 00

Base Address Registers

PCI Bus Number

PCI Subsystem ID

PCI Subsystem Vendor ID

Expansion ROM Page Address

Reserved

Capabilities Pointer

Diagram: PCIe 2.1 specification

Configuration Space

Byte Offset	31	0
00h	Device ID	
04h	Vendor ID	
08h	Status	
0Ch	Command	
10h	Class Code	
14h	Revision ID	
18h	BIST	Header Type
1Ch	Master Latency Timer	Cache Line Size
20h	Base Address Registers	
24h	PCI Bridge [0604]	
28h	PCI Bus Number	
2Ch	Subsystem ID	
30h	Subsystem Vendor ID	
34h	Expansion ROM Page Address	
38h	Reserved	
3Ch	Capabilities Pointer	

Diagram: PCIe 2.1 specification

Configuration Space

Byte Offset	31	0
00h	Device ID	
04h	Vendor ID	
08h	Status	
0Ch	Command	
10h	Class Code	
14h	Revision ID	
18h	BIST	Header Type
1Ch	Master Latency Timer	Cache Line Size
20h	Base Address Registers	
24h	PCI Bridge [0604]	
28h	PCI Bus Number	
2Ch	Subsystem ID	
30h	Subsystem Vendor ID	
34h	Expansion ROM Page Address	
38h	Reserved	
3Ch	Capabilities Pointer	

Diagram: PCIe 2.1 specification

Configuration Space

Byte Offset	31	0
00h	Device ID	
04h	Vendor ID	
08h	Status	
0Ch	Command	
10h	Class Code	
14h	Revision ID	
18h	BIST	Header Type
1Ch	Master Latency Timer	Cache Line Size
20h	Base Address Registers	
24h	PCI Bridge [0604]	
28h	PCI Bus Number	
2Ch	Subsystem ID	
30h	Subsystem Vendor ID	
34h	Expansion ROM Page Address	
38h	Reserved	
3Ch	Capabilities Pointer	

Diagram: PCIe 2.1 specification

Enumeration




Diagram: PCIe 2.1 specification

Routing PCIe

The Step-By-Step, Complicated, Mandatory, Inflexible Rules of Routing PCIe:

The Step-By-Step, Complicated, Mandatory, Inflexible Rules of Routing PCIe:

1. route pairs adjacent and equal length

The Step-By-Step, Complicated, Mandatory, Inflexible Rules of Routing PCIe:

1. route pairs adjacent and equal length

... that's mostly it

Routing PCIe

System Board Traces

12 Inches

Add-in Card Traces

3.5 inches

Chip-to-Chip Routes

15 inches


Follow these rules and your board might work.
Break them and it might not.

Routing PCIe



Minimum PCIe:


- 2.5GHz TX
- 2.5GHz RX
- 100MHz Clock (optional)


Routing PCIe





Cross-section of a USB 3.0 cable. Image courtesy of USB Implementers Forum











Getting PCIe on Things Without It



ARDUINO


Search the Arduino Website



[Home](#) [Buy](#) [Download](#) [Products](#) [Learning](#) [Reference](#) [Support](#) [Blog](#)

[LOG IN](#) [SIGN UP](#)

Intel Galileo





Intel Galileo Front




Intel Galileo Back










```
File Edit View Search Terminal Help
root@clanton:~#
root@clanton:~# lspci -k
00:00.0 Class 0600: 8086:0958 intel_qrk_sb
00:14.0 Class 0805: 8086:08a7 sdhci-pci
00:14.1 Class 0700: 8086:0936 serial
00:14.2 Class 0c03: 8086:0939
00:14.3 Class 0c03: 8086:0939 ehci-pci
00:14.4 Class 0c03: 8086:093a ohci_hcd
00:14.5 Class 0700: 8086:0936 serial
00:14.6 Class 0200: 8086:0937 stmmaceth
00:14.7 Class 0200: 8086:0937
00:15.0 Class 0c80: 8086:0935
00:15.1 Class 0c80: 8086:0935
00:15.2 Class 0c80: 8086:0934
00:17.0 Class 0604: 8086:11c3 pcieport
00:17.1 Class 0604: 8086:11c4 pcieport
00:1f.0 Class 0601: 8086:095e lpc_sch
01:00.0 Class 0300: 10de:11c2 nouveau
01:00.1 Class 0403: 10de:0e0b
root@clanton:~#
```



Pogoplug

Specifications:

Power Requirements: 100-240V, 50/60Hz

Drive Connections: SD x1, USB 2.0 x1

Network Connection: Gigabit Ethernet

Drive Formats: NTFS, FAT, HFS+, EXT2, EXT3

Web Browsers: Microsoft® Internet Explorer, Mozilla® Firefox, Apple® Safari, Google Chrome™

Operating Systems: Microsoft® Windows XP/7/8, Apple® Mac OS X 10.6.8 & above

Apps Available For: iPhone®, iPad®, Android™


What's Included:


Pogoplug


Power cable



Ethernet cable

User manual









Introducing SLOTSCREAMER

Xilinx Kintex-7 FPGA KC705 Evaluation Kit

[Overview](#)[Hardware](#)[Tools & IP](#)[Docs & Designs](#)

[Click to Enlarge Image](#)
[View Partner Profile](#)

\$1,695

[Buy from Xilinx](#)

Lead Time : 2 Weeks

The Kintex®-7 FPGA KC705 Evaluation Kit includes all the basic components required to get started with Xilinx® Kintex®-7 FPGAs. This kit includes a targeted design reference design, pre-verified reference designs and daughter cards.

What's Included

- KC705 Evaluation Board featuring a Kintex-7 2000T device
- Targeted Reference Design featuring:
 - Including evaluation version of Vivado® Design Suite
- AMS 101 Evaluation Card
- Full seat of Vivado® Design Suite



[Larger Image](#)

Mouser Part #: 989-DK-START-4CGX15

Manufacturer Part #: DK-START-4CGX15N

Manufacturer: Altera Corporation

Description: Programmable Logic IC Development Tools FPGA Starter Kit For EP4CGX15BF14

Lifecycle: New At Mouser



New At Mouser

Learn more about Altera Corporation
DK-START-4CGX15N

[Page 292, Mouser Online Catalog](#)

[Page 292, PDF Catalog Page](#)

[Data Sheet](#)

Spartan-6 FPGA SP605 Evaluation Kit



[Click to Enlarge Image](#)
[View Partner Profile](#)

\$495



[Buy from Xilinx](#)

Accelerate Your Designs – Right Out of the Box

Product Information

The Spartan®-6 FPGA SP605 Evaluation Kit delivers all the basic components required to get started with Spartan®-6 FPGAs. This kit includes a targeted design reference design and examples on how to leverage features such as transceivers, PCI Express®, DVI, and/or DDR3. This kit includes a FMC (FPGA Mezzanine Card) connector for future scaling applications and markets.

What's Included

Enter Quantity:

Buy

Minimum: 1


Multiples: 1

Pricing (USD)

1: \$395.00



Figure 1-1. USB 3380 Block Diagram



8.6.3

PCIOUT Endpoint

PCIOUT is a Bulk endpoint that allows the USB Host to initiate Read and Write Requests to PCI Express Space, using the PCI Master Control Cursor registers. Packets sent to this endpoint consist of the format listed in [Table 8-12](#).

There can be from 0 to 64 Payload DWords, requiring USB packet sizes from 8 to 264 bytes.

Table 8-12. PCIOUT Packet Format

Byte Index	Destination Register Bytes	
	Register	Bits
0	PCIMSTCTL register (USB Controller, offset 100h)	[7:0]
1		[15:8]
2		[23:16]
3		[31:24]
4	PCIMSTADDR register (USB Controller, offset 104h)	[7:0]
5		[15:8]
6		[23:16]
7		[31:24]
8 through 11	–	Payload DW0 (LSB first; to PCIOUT FIFO)
12 through 15	–	Payload DW1 (LSB first; to PCIOUT FIFO)
...	–	And so forth

Register 15-57. 200h, 210h, 220h, 230h, 240h, 250h DEP_CFG Dedicated Endpoint Configuration for CSROUT, CSRIN, PCIOUT, **PCIIN, STATIN, and RCIN (USB Controller)**

Bit(s)	Description	Access	Serial EEPROM	Default
3:0	Endpoint Number Selects the endpoint number.	RW	Yes	RCIN = Ch, CSROUT = Dh, CSRIN = Dh, PCIOUT = Eh, PCIIN = Eh, STATIN = Fh
7:4	Reserved	RsvdZ	Yes	0h
8	Endpoint Type 0 = STATIN or RCIN endpoint becomes a BULK endpoint. 1 = STATIN or RCIN endpoint becomes an INTERRUPT endpoint. Valid only for the STATIN or RCIN endpoint. All other endpoints are BULK.	RW	Yes	STATIN = 1, RCIN = 1, Others = 0
9	Reserved	RsvdZ	Yes	0
10	Endpoint Enable 1 = Enables this endpoint	RW	Yes	RCIN = 0 in Adapter mode, Others = 1
15:11	Service Interval Determines the interrupt service interval for STATIN/RCIN endpoints in <i>USB r3.0</i> mode.	RW	Yes	STATIN = 1, RCIN = 1, Others = 0
31:16	Reserved	RsvdZ	Yes	0000h

USB3380.c:

```
/* Explicitly disable the 6 dedicated endpoints */
tmp = 0x0d;
for (i = 0; i < 4; i+=2, tmp++) {
    writel (tmp, &dev->dep[i].dep_cfg);
    writel (tmp, &dev->dep[i+1].dep_cfg);
}
	writel (0x0f, &dev->dep[4].dep_cfg);
	writel (0x0c, &dev->dep[5].dep_cfg);
```

PyUSB

About

PyUSB aims to provide easy [USB](#) access to the [Python](#) language.

The project is divided in two major versions: the stable 0.x and the under development 1.0. PyUSB 1.0 enhances the library in several ways:

- Support for [libusb 0.1](#), [libusb 1.0](#) and [OpenUSB](#).
- Easy API to communicate with devices.
- Support for custom library backends.
- Isochronous transfer type support.
- 100% written in Python by [ctypes](#).
- It runs on any Python version ≥ 2.4 (this includes Python 3).

Table 7-2. PCI Master Control Registers^a

Offset	Register	Function
100h	PCIMSTCTL	Specifies access type and direction (Read/Write)
104h	PCIMSTADDR	Contains the PCI Express address to be accessed
108h	PCIMSTDATA	Contains data to be written or data returned from a Read

a. The PCI Master Control register set also includes one Status and one Message register.

Through the PCI Master Control registers, the 8051 or USB Host CPU can generate the following types of accesses into PCI Express space:

- Configuration Read
- Configuration Write
- Memory Read
- Memory Write
- I/O Read
- I/O Write
- PCI Express Messages

**Register 15-41. 100h PCIMSTCTL PCI Master Control
(USB Controller)**

Bit(s)	Description	Access	Serial EEPROM	Default															
3:0	PCI Express First Byte Enables Determines the first Byte Enables of a PCI Express transaction. For 1-DWord transactions, it can be any value. For multiple DWord transactions, only contiguous Byte Enables are allowed, or the endpoint is halted. This field is used directly in the <i>FBE</i> field of the PCI Express Header.	RW	Yes	0h															
5:4	PCI Express Master Command Select When the USB 3380 performs PCI Express transactions initiated by the PCIOUT endpoint or 8051, determines the PCI Express Request type issued. <i>Note:</i> The Configuration Type (Type 0 or Type 1) is determined by the PCI Master Address format.	RW	Yes	00b															
	<table border="1"> <thead> <tr> <th>Value</th> <th>Read Command</th> <th>Write Command</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Memory Read</td> <td>Memory Write</td> </tr> <tr> <td>01b</td> <td>I/O Read</td> <td>I/O Write</td> </tr> <tr> <td>10b</td> <td>Configuration Read</td> <td>Configuration Write</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td>PCI Express Message</td> </tr> </tbody> </table>	Value	Read Command	Write Command	00b	Memory Read	Memory Write	01b	I/O Read	I/O Write	10b	Configuration Read	Configuration Write	11b	Reserved	PCI Express Message			
Value	Read Command	Write Command																	
00b	Memory Read	Memory Write																	
01b	I/O Read	I/O Write																	
10b	Configuration Read	Configuration Write																	
11b	Reserved	PCI Express Message																	
6	PCI Express Master Start Writing 1 causes a PCI Write or Read transaction to start. This bit is Cleared when the PCI transaction is complete. For Write operations, determines when to start another Write. For Read operations, determines when the PCIMSTDATA register (USB Controller, offset 108h) contains valid data. This bit is automatically Cleared when a UR or CA occurs.	RW1S	Yes	0															
7	PCI Express Master Read/Write 0 = PCI Write transaction is selected. 1 = PCI Read transaction is selected. For 8051 Writes to the PCI Express interface, this bit must be Cleared before the PCIMSTDATA register (USB Controller, offset 108h) is written.	RW	Yes	0															
	Message Code																		

Attacking via PCIe

Demo, etc - WIP

Future Plans

Thunderbolt

Figure 1-3 Expansion chassis utilizing PCI paths




Diagram: Apple Thunderbolt Device Driver Programming Guide

Thunderbolt



Photo credits: Chris Bergey via imgur.com

inception/funderbolt

```
carsten$ sudo inception --dump=0xff00000,100MB
v.0.2.4 (C) Carsten Maartmann-Moe 2013
Download: http://breaknenter.org/projects/inception | Twitter: @breaknenter
[*] Dumping from 0xff00000 to 0x16300000, a total of 100 MiB
[*] FireWire devices on the bus (names may appear blank):
[1] Vendor (ID): MICROSOFT CORP. (0x50f2) | Product (ID): (0x0)
[*] Only one device present, device auto-selected as target
[*] Selected device: MICROSOFT CORP.
[-] Initializing bus and enabling SBP-2, please wait 1 seconds or press Ctrl+C
[=====] 100 MiB (100%)
[*] Dumped memory to file memdump_0xff00000-0x16300000.bin
mbp:~ carsten$
```

Questions?

Miles Crabill
@miles_crabill
miles@miles_crabill.com

Joe FitzPatrick
@securelyfitz
joefitz@securinghardware.com
<http://www.securinghardware.com>